1. Home
  2. Futurewei Technologies, Inc Patent Portfolio Statistics

Futurewei Technologies, Inc Patent Portfolio Statistics

Futurewei Technologies, Inc

Futurewei Technologies, Inc`s Profile

This article summarizes the perfomance of the assignee in the recent years. The overall statistics for this portfolio help to analyze the areas where the assignee is performing well. The filing trend, perfomance across the tech centers and the perfomance of the recent applications has been mentioned below. All the stats are calculated based on the perfomance in USPTO.

How does the overall patent portfolio of Futurewei Technologies, Inc look like?

Total Applications: 6
Granted Patents: 5
Grant Index 83.33 %
Abandoned/Rejected Applications: 1 (16.67%)
In-Process Applications: 0
Average Grant Time: 3.06 Years
Average Office Actions: 2.6

Which Technology Area Futurewei Technologies, Inc is filing most patents in? (Last 10 years)

Art Unit Definition Total Applications
2463 Multiplex and VoIP 2
2112 Computer Error Control, Reliability, & Control Systems 1
2633 Digital and Optical Communications 1
2659 Videophones & Telephonic Communications 1
2664 Digital Cameras 1

How many patents are Futurewei Technologies, Inc filing every year?

Year Total Applications
2022 0*
2021 0*
2020 0
2019 0
2018 0

*The drop in the number of applications filed in last two years compared to previous years is because applications can take up to 18 months to get published

Recently filed patent applications of Futurewei Technologies, Inc in USPTO?

Publication number: US20180300276A1

Abstract:
An exemplary embodiment extended peripheral component interconnect express (PCIe) device includes a host PCIe fabric comprising a host root complex. The host PCIe fabric has a first set of bus numbers and a first memory mapped input/output (MMIO) space on a host CPU. An extended PCIe fabric includes a root complex endpoint (RCEP) as part of an endpoint of the host PCIe fabric. The extended PCIe fabric has a second set of bus numbers and a second MMIO space separate from the first set of bus numbers and the first MMIO space, respectively.

Publication date: 2018-10-18
Applicant: Futurewei Technologies, Inc
Inventors: Shao Wesley


Publication number: US20180300277A1

Abstract:
An exemplary embodiment extended peripheral component interconnect express (PCIe) device includes a host PCIe fabric comprising a host root complex. The host PCIe fabric has a first set of bus numbers and a first memory mapped input/output (MMIO) space on a host CPU. An extended PCIe fabric includes a root complex endpoint (RCEP) as part of an endpoint of the host PCIe fabric. The extended PCIe fabric has a second set of bus numbers and a second MMIO space separate from the first set of bus numbers and the first MMIO space, respectively.

Publication date: 2018-10-18
Applicant: Futurewei Technologies, Inc
Inventors: Shao Wesley


Publication number:

Abstract:
None

Publication date:
Applicant: Futurewei Technologies, Inc
Inventors: Edward Nathan Tenny


How are Futurewei Technologies, Inc’s applications performing in USPTO?

Application Number Title Status Art Unit Examiner
16010199 System And Method For Extended Peripheral Component Interconnect Express Fabrics Patented Case 2185 Patel, Nimesh G
16010235 System And Method For Extended Peripheral Component Interconnect Express Fabrics Patented Case 2185 Patel, Nimesh G
62334740 System And Method For Maintaining Synchronization In Connectionless Transmissions Provisional Application Expired